

RECEIVED
CENTRAL FAX CENTER
AUG 29 2003

**IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE**

Applicant: Avery, et al. Case: SAR 14179
Serial No.: 10/077,833 Filed: November 5, 2001
Examiner: Tran, Tan N. Group Art Unit: 2828

OFFICIAL

Title: **SILICON CONTROLLED RECTIFIER ELECTROSTATIC
DISCHARGE PROTECTION DEVICE WITH EXTERNAL ON-CHIP
TRIGGERING AND COMPACT INTERNAL DIMENSIONS FOR
FAST TRIGGERING**

COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, VA 22313-1450

S I R:

DECLARATION UNDER 37 C.F.R. § 1.131

We, Leslie B. Avery, John Armer, and Koen G. M. Verhaeghe, hereby declare as follows:

1. That we are the inventors of the above-captioned patent application who are presently available to execute this declaration; and that inventors Christian C. Russ and Markus P. J. Mergens have moved to Germany and are not available to execute this declaration;
2. That we are inventors of the subject matter described and claimed in the present application and are familiar with the disclosure and pending claims, and that the disclosure of the present application describes an invention that was conceived prior to October 10, 2001;
3. That rejected claims 1-23 define embodiments that were conceived prior to October 10, 2001, and constructively reduced to practice by describing the embodiments in the present patent application filed November 5, 2001, as evidenced by Exhibits A-E;
4. That the subject matter of claims 1-23 was diligently pursued by Applicants from a time beginning before October 10, 2001, until filing of the present patent application on November 5, 2001, or any earlier actual reduction to practice;
5. Exhibits A through E are enclosed herewith in support of declaration that we conceived of and reduced to practice the present invention in this country on

37 C.F.R. §1.131 Declaration
Serial Number: 10/077,833

or before the publication date of the U.S. patent publication U.S. 2002/0041007
A1 by "Russ", filed October 10, 2001 and published April 11, 2002;

6. Exhibit A is a copy of a test data sheet including test structure analysis data for a grounded-gate silicon controlled rectifier (GGSCR) of the present invention;
7. Exhibit B is a copy of page 11 from a document entitled "TBS CMO2 RF ESD test chip" describing various GGSCR structures of the present invention on a test chip;
8. Exhibit C is a copy of page 13 from the document entitled "TBS CMO2 RF ESD test chip" depicting a layout example of the GGSCR of the present invention, where the GGSCR includes an external trigger GGNMOS device coupled to an SCR of the present invention.
9. Exhibit D is a copy of page 24 from a document entitled "C10N 2KV ESD design Guidelines, Bus Concepts, and Circuits" depicting various schematics of the GGSCR structures of the present invention for different supply voltage environments;
10. Exhibit E is a copy of page 25 from the document entitled "C10N 2KV ESD design Guidelines, Bus Concepts, and Circuits" depicting a cross-sectional view and layout details of the GGSCR having an external, on-chip, trigger GGNMOS coupled to the SCR of the present invention; and
11. That the disclosures of Exhibits A-E are dated prior to October 10, 2001.

The undersigned, Leslie R. Avery, John Armer, and Koen G. M. Verhaege, hereby declare that all statements made herein of our own knowledge are true and that these statements made on information and belief are believed to be true and further that these statements were made with knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent resulting therefrom.

July 29, 2003
Date

Leslie R. Avery

7-28-2003
Date

John Armer

8-10-2003
Date


Koen G. M. Verhaege

EXHIBIT A

H7L7 MOSFET
T1 (=NO.50)


GRAPHICS PLOT NUMBER

CGNOS.

no major change in I_{DL} (all day)

GRAPHICS PLOT NUMBER


SCR



all vs GND (p.20)



GRAPHICS PLOT NUMBER

SCR



GRAPHICS PLOT NUMBER

GGSCR




probably due to Pk. small peak divide
completely the same as in H7L6
likely same as T1 (50)

Pulse 1: 400V, 100A, 100ms
Pulse 2: 400V, 100A, 100ms
Pulse 3: 400V, 100A, 100ms


Exhibit B

TSB CMOS2 RF ESD Test Chip


page 11 of 18

GGSCR Structures

GGSCR with direct triggering (NMOS connected before diode-QP1) - Type A




SCR with indirect triggering (NMOS connected after diode-QP1) - Type B




Standard GGSCR



GGSCR with STI and S/D extensions



GGSCR with center STI




GGSCR with double STI to suppress the S/D extensions

Semtech Proprietary

EXHIBIT C

TSB CMO62 RP ESD Test Chip

page 13 of 18



Layout example of GOSCR - not drawn to scale.

Diodes

Device	Area (μm²)	Cap (pF)	Model	Material	Measurement	Frequency (GHz)
Diode 0	10.14	0.01	0.01	0.01	0.01	0.01
Diode 1	10.14	0.01	0.01	0.01	0.01	0.01
Diode 2	10.14	0.01	0.01	0.01	0.01	0.01
Diode 3	10.14	0.01	0.01	0.01	0.01	0.01
Diode 4	10.14	0.01	0.01	0.01	0.01	0.01
Diode 5	10.14	0.01	0.01	0.01	0.01	0.01
Diode 6	10.14	0.01	0.01	0.01	0.01	0.01
Diode 7	10.14	0.01	0.01	0.01	0.01	0.01
Diode 8	10.14	0.01	0.01	0.01	0.01	0.01
Diode 9	10.14	0.01	0.01	0.01	0.01	0.01

S-Parameter Calibration Structures

Device	Area (μm²)	Cap (pF)	Model	Material	Measurement	Frequency (GHz)
Diode 0	10.14	0.01	0.01	0.01	0.01	0.01
Diode 1	10.14	0.01	0.01	0.01	0.01	0.01
Diode 2	10.14	0.01	0.01	0.01	0.01	0.01

Garnoff Proprietary

EXHIBIT D

C10N 2KV ESD Design Guidelines, Bus Concepts, and Circuits

page 24 of 45




Figure 11 Schematics of the GGSCR for the different supply voltage environments. Note the split NPN transistor of the SCR to accommodate ESD stress for both cases, versus VSSP (noisy source bus) and versus VSSB (quiet substrate bus).

EXHIBIT E

C10N 2kV ESD Design Guidelines, Bus Concepts, and Circuits

page 26 of 45

Design rules SCR:

- $W \geq 50\mu\text{m}$ (minimum requirement would be $35\mu\text{m}$ but there needs to be a margin that includes voltage drops due to bus resistance such that the maximum voltage drop stays within the ESD design window)
- spacing from contact to silicide edge = $0.6\mu\text{m}$
- spacing from silicide edge to diffusion edge = $0.6\mu\text{m}$
- no-implant/no-STI-region: requires a special CAD layer operation - only the well implants are present
- spacing from diffusion edge to well-to-well junction (i.e. the no-implant/no-STI-region) = $0.9\mu\text{m}$
- NPN-emitter and trigger taps Intermittent (3 segments for a $50\text{-}\mu\text{m}$ -wide SCR with 2 trigger taps, no trigger taps at device extremities), local substrate connections not adjacent to trigger taps but shifted




Figure 12 Cross-sectional view and layout details of the GGSCR.